Abstract-The Auxiliary Resonant Commutated Pole Converter (ARCP) utilizes an auxiliary resonance circuit to enable zero voltage turn on in the main circuit and maintain zero current turn off in the auxiliary circuit. The ARCP converter can therefore be designed with snubbers that are undersized for the power rating of the switches. Another advantage of the ARCP converter is that it can be driven by a PWM control source. This paper discusses some concepts that need consideration in order to operate an ARCP converter with undersized snubber circuits and standard PWM sources. It also discusses the need to coordinate the voltage supply and the load current for successful commutation. Test data is presented related to these issues.
INTRODUCTION
The Auxiliary Resonant Commutated Pole Converter (ARI has been, since it was first introduced [1] , one of the b topologies for achieving soft-switching in high pov converters. Figure 1 shows a single-phase equivalent circuit the ARCP inverter, which is essentially the circuit proposed [1] , where a detailed explanation of its basic functioning is a given. The zero voltage turn on of the main power switches, or S2, is achieved by using, in addition to the standard invei pole, an auxiliary circuit that drives the voltage across the m' switch to zero by inducing a resonance between an inductor and the snubber capacitor C, across the switch. At the Center for Electromechanics of the University of Texas, (CEM-UT) a 2-MW ARCP converter has been built and is being testing an as part of a larger project as described in [2] and [3] . The converter's main specifications are listed in Table  1 and a photograph of the converter is shown in Figure 2 . There are 4 compartments in the converter with the controls and brake section behind the left-most 2 doors and the phase A and phase B compartments (doors off) to the right (Phase C is not shown).
TABLE I ARCP INVERTER DESIGN PARAMETERS
It must be noted that, whereas the equivalent circuit shown in Figure 1 is very useful in the detailed theoretical description of the commutation process, the actual connection of the converter to a 3-phase load may or may not have a hard wired current return path to the DC bus center, as shown. In fact, the CEM-UT converter drives a delta-connected load so that the load current initiated in one phase is returned to the DC bus via the next phase in the firing sequence. Figure 3 shows this arrangement schematically: there each converter phase s comprises a circuit identical to that shown in Figure 1 except for the driven load, which is now shown separately in the delta motor configuration. Figure 1 . This start circuit, activated only upon start-up, will reduce the voltage across the negative bus switches to zero so that normal operation can begin. 
I. INITIALIZATION OF THE SYSTEM
The soft-switching operation of the ARCP results in many advantages, among which is the very practical one of being able to operate it with much smaller snubbers than those used in its hard-switched counterpart.. However, the system needs to be in the full switching sequence in order to generate the currents that force the soft commutation. This creates a difficulty upon start-up since the switches cannot be properly activated unless the system is already running. The solution to this involves adding a hard switched device in parallel with either the upper or lower switches to discharge the switch h discharge switch and resistor and control interface.
The time required to discharge the capacitor in the start circuit, X = RiCf, can be arbitrarily long or short, so Ri can be chosen to make the discharge switch (Si) and resistor a convenient size. Figure 4 shows the start circuit built for the CEM-UT inverter. The IGBT discharge switch is the same component used for all of the main and auxiliary switches to maintain commonality of parts. The board also contains a 5-W discharge resistor, Ri, and a high voltage isolation switch, which serves to reduce the liability for voltage breakover faults after the start function is completed. A fiber-optic control completes the board assembly. The discharge time is long compared to the normal commutation time and, while the capacitor is being discharged, all gate pulses to the main converter switches are blocked. Upon achieving full discharge, the zero voltage condition across the S2 switches is reported by a sensing circuit to the FPGAs that initiate the firing sequence with the gate signals to the S2s as shown in Figure 5 . 
II. SHORT PWM PULSES
The resonant process whereby the voltage across the main switches is driven to zero is not an instantaneous one but takes a finite amount of time. The next transition cannot begin until the previous cycle has finished. When using a standard PWM controller the pulse width becomes arbitrarily small for a ma near 0 or 1. The zero crossings (ma = 0) guarantee that there will be pulses generated that transition faster than an ARCP converter can respond. In the particular case of the CEM-UT converter, the time needed to completely commutate is approximately 15-18 us as shown in Figure 6 . Thus, no PWM pulses shorter than this time interval can be tolerated and, in this case, the control circuit will detect a conflict and the drive will go into a benign shutdown. There are two solutions to this problem: one is to generate a custom PWM signal to feed the ARCP converter with only valid pulse widths (tw(min)<ma<tw(max), where tw(min)>O, and tw(max)<]), the other is to filter a standard PWM signal to eliminate all pulses shorter than the maximum expected transition time. The latter approach was selected for the ARCP converter at CEM-UT. A digital filter was implemented with FPGAs to ignore all pulses shorter than a pre-selectable time. Figure 7 shows an example of the effective blanking out of unwanted short pulses from the PWM signal used to drive our converter. Figure 8 is auxiliary circuit that allows the soft-switching of the main switches is controlled by three variables: the auxiliary inductance, the DC bus voltage, and the boost time. The boost time is defined as the amount of time that the auxiliary current is allowed to flow before the main switch currently ON is turned OFF, starting the commutation process [1] . In Figure 6 , the boost time is marked at 5.6 ts. A sequence of several tests were conducted with the boost time increased progressively from 5.6 hs, to 8.8 hs, and to 12 is to see how this would compensate for the limits set by the low DC bus. The results of these tests have been summarized in Figure 9 . Figure 10 and Figure 11 provide a comparison as the peak auxiliary current is increased from about 630 A, tBoost = 5.6 ps, to 1030 A, tBoost = 12 ts. When the maximum achievable load current ( Figure 9 ) was exceeded, the inverter would simply fail to complete the commutation and all switching would stop in a benign shutdown.
However, in addition to the increased capability to commutate the load current, the larger auxiliary current pulse also creates more noise on the DC bus upon turn-off of the main switches, as can be seen from Figure 11 
CONCLUSIONS
The ARCP converter offers potential gains in size and efficiency of power conversion and with proper consideration of its characteristics can be used to run high speed and high power loads. Some precautions, however, are in order, as discussed in this paper: a. A start up circuit should be used to properly initialize the switching sequence, b. A custom PWM source with 9-switch output may be advantageous over implementing the translation of commercial off-the-shelf PWM controller (6 switch) outputs, and c. Careful consideration should be made of the load current requirements and the auxiliary current needed to commutate the switches under load. This last point becomes a further consideration, particularly, if the DC bus is subject to variation as it often is in mobile applications.
